Is receive clock generated at fall of start bit and does delays occur?
Latest Updated:03/01/2005
Question:
(Serial Interface) Is the UART receive clock generated at the fall of the start bit? During a continuous receive, does a gradual delay of the receive clock occur? [2005/03/01]
Answer:
The receive clock is generated at the fall of the start bit. Consequently, a gradual delay of the receive clock does not occur during a continuous receive. (#104802)
Suitable Products
| 3803H |
| 3803L |
| 3823 |
| 3850A |
| 3858 |
| 38D2 |
| 38D5 |
| 7544 |
| 7546 |
| 7547 |
| 7548 |
| 7549 |