跳至主要內容
Knowledgebase
Home
Renesas Electronics Taiwan - Knowledgebase

According to what timing is the UART receive buffer full flag (RBF) set?

Latest Updated:06/09/2005

Question:

(Serial Interface)  According to what timing is the UART receive buffer full flag (RBF) set? [2005/06/09]

Answer:

The receive buffer full flag (RBF) is set in half cycles behind the synchronous clock (rise timing) after the rise of the stop bit. The same timing applies when setting the stop bit length selection bit (STPS) to 2 stop bits as for 1 stop bit. (#105197)
Suitable Products
3803H
3803L
3823
3850A
3858
38D2
38D5
7544
7546
7547
7548
7549